Best Paper Award
  Starting 2009, an Award Committee is formed for the selection of the Best Paper Award each year. The selection criteria of the award include the technical contents and writing quality of the paper as well as the quality of the presentation at the symposium. The award will be presented to the selected paper in the following year's symposium.
 
2013 Award Committee
  The committee co-chairs are Technical Program Committee co-chairs, Prof. Ming-Der Shieh and Prof. Li-C. Wang. The committee members consist of invited TPC members of 2013. The Award Committee will select the 2013 Best Paper Award based on the criteria including the technical contents and depth, quality of the paper as well as the quality of the presentation. The award will be announced after the conference and the award ceremony will be held at the opening of the 2014 symposium.
 
2012 Award Winner  Congratulations~
  IMITATOR: A Deterministic Multicore Replay System with Refining Techniques
Shing-Yu Chen, Chi-Neng Wen, Geng-Hau Yang, Wen-Ben Jone, Tien-Fu Chen,
National Chiao Tung University, Taiwan
 
  A Monolithic 1.85GHz 2-stage SiGe Power Amplifier with Envelope Tracking for
Improved Linear Power and Efficiency

Ruili Wu, Yan Li, Jerry Lopez, and Donald Y. C. Lie,
Texas Tech University, USA
 
2013 Award Candidates
  DR11 Area-Efficient Power-Rail ESD Clamp Circuit with SCR Device Embedded into ESD-Transient Detection Circuit in a 65nm CMOS Process
Chih-Ting Yeh, Ming-Dou Ker
 
  DR21 “Thermal Coupling Aware Task Migration using Neighboring Core Search for Many-Core Systems”
Hitoshi Mizunuma, Yi-Chang Lu, Chia-Lin Yang
 
  DR61 An Efficient Deadlock-Free Multicast Routing Algorithm for Mesh-Based Networks-on-Chip
Kuen-Jong Lee, Chin-Yao Chang, Hung-Yang Yang
 
  DR74 A 1V 14kfps Smart CMOS Imager with Tracking and Edge-detection Modes for Biomedical Monitoring
Chin Yin, Chih-Cheng Hsieh
 
  DR104 An Information Hub for Implantable Wireless Brain Machine Interface
Chun-Yi Yeh, Hung-Chih Chiu, Hsi-Pin Ma
 
  DR122 – Improve Speed Path Identification with Suspect Path Expressions
Jiun-Lang Huang, Kun-Han Tsai, Yu-Ping Liu, Ruifeng Guo, Manish Sharma, Wu-Tung Cheng
 
  DR131 Worst-Case IR-Drop Monitoring with 1GHz Sampling Rate
Chen-Hsiang Hsu, Shi-Yu Huang, Ding-Ming Kwai, Yung-Fa Chou
 
  DR132 Ultra-Low-Leakage Power-Rail ESD Clamp Circuit in a 65-nm CMOS Technology
Federico A. Altolaguirreand, Ming-Dou Ker
 
Award Winners
  2012 : IMITATOR: A Deterministic Multicore Replay System with Refining Techniques
Shing-Yu Chen, Chi-Neng Wen, Geng-Hau Yang, Wen-Ben Jone, Tien-Fu Chen,
National Chiao Tung University, Taiwan
A Monolithic 1.85GHz 2-stage SiGe Power Amplifier with Envelope Tracking for Improved Linear Power and Efficiency
Ruili Wu, Yan Li, Jerry Lopez, Donald Y. C. Lie,
Texas Tech University, USA
  2011 : Important Test Selection For Screening Potential Customer Returns
Nik Sumikawa, Dragoljub Gagi Drmanac, LeRoy Winemberg, Li-C. Wang, Magdy S.
Abadir, University of California, Santa Barbara, USA.
A Macro-Layer Level Fully Parallel Layered LDPC Decoder SOC for IEEE 802.15.3c Application
Zhixiang CHEN, Xiao PENG, Xiongxin ZHAO, Qian XIE, Reona OKMURA,
Dajiang ZHOU, Satoshi GOTO, Waseda University, Japan.
  2010 : Traffic-Thermal Mutual-Coupling Co-Simulation Platform for Three-Dimensional Network-on-Chip
Kai-Yuan Jheng, Chih-Hao Chao, Hao-Yu Wang, and An-Yeu Wu, VLSI Design,
Automation and Test, 2010 VLSI-DAT '10. International Symposium on 26-29 April 2010 Page(s): 135 -138
Digital Object Identifier: 10.1109/VDAT.2010.5496709
  2009 : A 6-GS/s, 6-bit, at-speed testable ADC and DAC pair in 0.13µm CMOS
Chen-Kang Ho; Hao-Chiao Hong; VLSI Design, Automation and Test, 2009.
VLSI-DAT '09. International Symposium on 28-30 April 2009 Page(s): 207 -210
Digital Object Identifier 10.1109/VDAT.2009.5158131
 
Best Presentation Award Recipients
  2006 : Shi-Yu Huang, National Tsing Hua University, Taiwan
For the paper entitled: “ Modeling and Testing of Intra-Cell Bridging Defects Using Butterfly Structure ”
Co-author: Lu-Yen Ko, Jia-Liang Chiou, Han-Chia Cheng
  2007 : Tsung-Hsien Lin / National Taiwan University, Taiwan
For the paper entitled: “ A2.4-GHz 18-mW Two-Point Delta-Sigma Modulation Transmitter for IEEE 802.15.4 ”
Co-author: Ching-Lung Ti
  2008 : Erich F. Haratsch, LSI Corporation
For the paper entitled: A Radix-4 Soft-Output Viterbi Architecture
Co-Author: Erich F. Haratsch and Kelly K. Fitzpatrick
Best Student Paper Award Recipient
  2008 : Pouria Bastani, University of California Santa Barbara
For the paper entitled: “ An Improved Feature Ranking Method for Diagnosis of Systematic Timing Uncertainty ”
Co-author: Pouria Bastani, Nicholas Callegari, Li-C. Wang, Magdy Abadir

Copyright © 2013 VLSI-DAT

website design by fansio

Venue and Travel  |  Hotel Information  |  2012 VLSI-DAT  |  Committee Only